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1X. INTRODUCTION
Automata theory is becoming the core of many modern physical sciences. 
The theory of switching and sequential circuits is merely a branch of this new 
field of science. In spite of the rapid growth of new concepts and ideas of 
automata theory in recent years, only a limited number of applications is seeh 
in computer design practice. A partial reason may be due to a n ;engineer' s 
unfamiliarity with the abstract notions being employed in the literature of 
automata theory. An attempt, is made therefore to study the important contri­
butions of this new field of science to the practical problems encbuntered in 
the area of sequential machine theory. The investigation concerning design 
and analysis is taken from an engineer’s viewpoint with emphasis on the estab­
lished theoretical results and possible routes for future development. Famil­
iarity with notions of Huffman-Moore-Mealy is assumed. In the first section, 
various models of sequential machines are defined. Methods of characterizing 
machines other than the .usual flow table or state diagram approach are pointed 
out in the second section. Finally, a number of results and problems con­
cerning analysis and synthesis are mentioned.
22® THE MODELS, DEFINITIONS AND NOTATIONS
Among various classes of automata - fixed and growing, discrete and 
continqous, synchronous and non-synchronous, deterministic and probabilistic, 
and finite-state and infinite-state*"7 ^  - models of sequential machines are 
usually classified as the class of fixed-discrete synchrouous deterministic 
finite-state automata, or simply finite automata in short. In this section
we will introduce some of the common models that are discussed in the
literature.
2.1 Moore’s Model 
[79 ]
E.F. Moore was among one of the first to investigate the abstract 
properties of sequential circuits. According to his notion, a sequential, 
machine is a machine which has a finite number of states, a finite number of 
possible input symbols, and a finite number of possible output symbols. The 
behavior of the machine is strictly deterministic in that the present state 
of the machine depends only on its previous input and previous state, and the
present output depends only on the present state0
If we denote by ^  the set of possible inputs whose elements are I ,
Ig;®».,! , A as the set of possible outputs whose elements are Z Z Z •111 2* ° ° ° > n » 
and Y as the set of (internal) states whose elements are-q ,q q ; where
n,m, and p are finite; and furthermore, if we call 6 the next state function
and \ the output function, then the description of Moore’s model can be
transformed into the mathematical expressions:
q . = 6 (I., q.)
ZJ - x < v  
v  V  Y> ’ i  £ I
( 2- 1)
Z i € A
where subscript i denotes previous moment and j denotes present moment on the 
time scale. If 6 is defined for all possible pairs of (I, q); i £ ^  q € y
a.
3then we. say the machine is complete ; otherwise, the machine is called 
$incomplete . In other words, output and next state of an incomplete machine 
are not defined for every input.
Since the output depends only upon the state and not upon the input,
85 \ for* q € Y, ;and any .1 ^  this model Is also called input
independent machine. We must not, however, be confused by the name "input- 
Independent" and fail to recognize the fact that the next state does depend 
on the input, so that a sequence of outputs \(J,q) does depend on the input 
.sequence J whenever J has a length greater than 1,
2.2 Mealy's Model
r 7fi i +Mealy'sL definition of sequential machine' is contained in the 
definition of what he called a switching circuit.
A switching circuit is a circuit with a finite number of inputs, out­
puts, and (internal) states. Its present output combination and next state 
are determined uniquely by the present input combination and the present 
state. If the circuit has one internal state, we call it a combinational 
circuit, otherwise, we call it a sequential circuit (machine).
Again, the definition can be characterized by the equations:
qk 6(V  V
ZJ = u v v
(2- 2)
where subscripts j and k denote present moment and next moment, respectively,
on time scale.I
r 2 2 1Moore's and Mealy's model have been shown by CaddenL J to be equivalent 
in the sense that every system describable by one model is shown to be describe . 
able by the other also. More discussions on the behavior equivalence of these
According to Huffman's terminology, the terms "completedadd "incomplete" are 
equivalent to the terms "completely specified" and "incompletely specified", 
respectively.
tMealy actually used the word "circuit", the difference between a sequential 
machine and a sequential circuit does not seem to be in existence,, from a 
mathematical point of view, see S. Seshu
See Section 2.2 for reference.
4two models can be found in papers by S. S eshu^^ and A. Gil l . ^ ^
In the field of automata studies, there has not been a unique definition 
of automaton that every writer agrees upon. The complexity of the problem 
often forces the writer to define new terms, arid give, new names on '.various 
occasions to suit his special purpose. It is, therefore, rather difficult to 
correlate all models of automata with Moore-Mealy’s notion. We will only 
mention a few models which have the closest similarities related to sequential 
machines.
2.3 Finite-State Model-I
r 191A. Burks and H„ Wang discuss a model of finite automata which appears 
to be general enough to represent any other models of its kind. Before we 
introduce their model, we need a few definitions. By junctions we mean the 
ends of wires which do not impinge on a switching-element circle or a delay- 
element rectangular_ (Figure 1).
Switching Element Delay Element
.»•
Figure 1. Switching Element and Delay Element
A junction with no output wires attached to it is called an input junction.
All others are called internal junctions.
An (finite) automaton is a fixed finite structure with a fixed number of 
input junctions and a fixed number of internal junctions such that: (a) each 
junction is capable of having two states, (b) the states of input junctions at 
every moment are arbitrary, (c) the states of the internal junctions at time 
zero are distinguished, (d) the internal state (i.e., the states of the internal
5junct-Lons) at time t+1 is completely determined by the states of all junctions 
at time t and input junctions at time t+1 according to some pre-assigned law 
(which is embodied in the given structure).
COr^in other words, this model can be characterized by two arbitrary 
effective transformations t and \ from pairs of integers to integers. These 
integers are drawn from finite sets £l] , {s} , and £o]. Set {s} contains a 
distinguished integer Transformations are given:
S(0) = J
o
S(t+1) = r[l(t), S(t)] (2.3)
0(t) = \[l(t), S(t)]
Apart from the fact that a particular initial state is specified, this model is 
essentially the same as Mealy's.
2.4 Finite-State Model-II
Closely related to Moore's model is the class of two-symbol finiter ¿5 7 1 - - - - - - - - - - - - - - - - - - - -automata defined by C.Y. Lee. J
A two-symbol finite automaton consists of
(a) A finite number of internal states, q ,q .... q
o’ 1’ ’ n
(b) An alphabet of two symbols: S =0, S =1o ' 1
(c) A map M whose domain and range are both subsets of the set of
state-symbol pairs. If M is defined over state-symbol pair
then M(q S.) is another pair (q, ,S ). The symbol S 1 J i j  k ' r  r
is called an output symbol, and is completely determined by q.; 
that is, is independeht of the input symbol S..
(d) An initial state q „ which can reach every state q , 0 < i < n viao —
some suitable input sequence of symbols.
This class of finite automata^ as pointed out by Lee, can be regarded 
as a subfamily of Turing machines^102  ^ and also a subfamily of W-machines.^103^
r 8 9 12.5 Non-Printing Tape Machine1 J
Intuitively a non-printing tape machine may be regarded as a black box 
with a reading head and a one-dimensional tape. A yes-or-no question,
interpreted as any arbitrary finite sequence of symbols from a finite alDha-;v' _ \
bet, is represented by a tape. The reading head then reads the tape one
6symbol at a;time. After each reading, it advances the tape one unit and reads 
the next symbol. The process stops when it runs out of tape. At this point, 
the machine answers the question by indicating a YES or a NO.
Now we are ready to give a formal definition of this model.
A Non-Printing Tape Machine over the alphabet E is a system U=(S,M, >/,F) 
where S is a finite non-empty set (the Internal states of U), M is a function 
defined on the cartesian product S x E of all pairs of states and symbols with 
values in S (the table of transitions or 'moves" of U), >/ is an element of S 
(the initial state of U), and F is a subset of S (the designated final states 
of U).
If A is denoted as the empty tape with no symbols; T as the class of all 
tapes, then we have the relations:
M(/A) = J} for 1^6 S
M E X I C O  = M(M6^x), <7), for J *  S, * € T, and Or € E (2-4)
M(>^x y) = M(M(>^x),y), for S, x,y € T
In addition to models mentioned above, there are still many other models
whose structure and behavior bear close relations to that of Moore and Mealy
r gg *1 r 721 [ 681■ J,L J and W-machinesL J (printing automata) are merelymodels. Nerve nets
two of the many examples. A few abstract models are also discussed by Ginsburg
4 v.- [47], [51]in his papers. '
To avoid ambiguity, we shall consider a sequential machine or simply a 
machine to be Mealy's model, unless otherwise specified. The terms finite 
automaton and machine are taken to be interchangable. In other words, a 
machine is characterized by the expressions:
qk •- S(W
zj = X d ^ Q j )
(2-5)
which- is the same as (1-2). We shall denote a machine 5 with n {internal. .
states, m inputs, and p outputs as S, x. A machine S is said to be[79] \ (n,m,P)strongly connected if for any Ordered pair (q ,q ) of states of S, there
A J
exists a seduence of inputs which will take the machine from state q to state q .— V
73. CHARACTERIZATION OF MACHINES
The most important and most difficult part of synthesis of a sequential 
machine is the problem of stating exactly what this machine should do. The 
complexity of synthesis procedure depends, to a great extent, on the precision 
and simplicity of how the problem is specified. In this section, we intend to 
discuss some of the topics on methods to characterize machine actions that are 
related to concepts of automata theory. We will not, however, discuss the use 
of conventional "flow table" or a combination of state diagram and truth- 
table descriptions since these techniques are commonly known in practice. 
Interested readers may refer to papers by Huf f m a n ^ ^ , Moore , and Mealy.
3.1 Input-Output Signal Set Method
•Let us think of a sequential machine as a black box with a finite number 
of input terminals and a finite number of output terminals (Figure 2).
Inputs
<
Figure 2. A 'Black Box' Machine
The black box is required to do certain things whenever a combination 
of input signals is present at input terminals so that q certain configuration 
of output signals will appear at output terminals. In other words, the black 
box acts like an input-output transducer subject to some given operating con­
ditions. A natural way to characterize machine's action is therefore to 
specify the desired input-output configurations at these terminals. Machine's 
operation is synchronous. Signals are observed only at discrete moments of 
time, thus they can be applied in sequences according to some arbitrary time 
scale. We shall call this kind of input-output sequence characterization
8I* gy *1
the input-output signal set1 specification, or in more familiar words,
r73] r13]the regular expression language J L J specification.
A question arises here: What properties should a signal set possess 
in order to characterize a machine? The concepts of representation and reali-
r 6« ]zation of input-output signal sets are discussed by KleeneL J; Copi, Elgot
and Wright ^ 2 3 j Rabin and Scott ^ 89 ^  Lee^67-*; Arden^; McNaughton and 
[73]Yamada1 ; and many others (see bibliography).
Without loss of generality, let us represent the time scale by integers 
0,1,2,...,t* with 0 denoting the origin and t the present moment.: At any
time t, every signal atnterminal is assumed to take one of the two binary 
values, 0 or 1. An input (or output) configuration then becomes an ordered 
n-tuple, of 0 fs and l's. Along the time scale, sequences of input and output 
ordered n-tuples.: are called input sequence and output sequence, respectively. 
Among sets of input sequences, in order to distinguish one set that is appli-
r 6 6 1cable to a machine from those that are not, the notion of event is introduced, J 
An event is a subset of the' set of all input sequences. It occurs when the 
actual input sequence belongs to this subset. An.event E is said to be realized 
by a machine if and only if the signal at output terminal is 1.at the time of 
application of the last symbol of any input sequence denoted by E. .Some events 
are realizable with combinational circuits but some others require circuits with 
memory (sequential machines).
Combinational circuits are often referred to as definite automata in 
the terminology of automata theory. More precisely, a definite automaton is 
a machine whose output at any time t is uniquely determined by the direct in­
puts at times t-f+1, t-i, ... ,t-l,t (i is finite). An event is definite if 
it is characterized by finite sets of sequences whose occurrences depend on 
the last i (>1) moments of time, t-f+1, t-i,...,t. The realizability of
r 6 6 1 r 2  3 1definite events is discussed in papers by Kleene1 J; Copi, Elgot and Wright1 J
[4]with instantaneous logic', and by Arden1 with both instantaneous logic and 
delay logic. The important result is that every definite event is realizable 
by a definite automaton using logical devices consisting of AND-gate, 0R- 
gate, inverters and delays only, and every definite automaton represents a 
definite event.
9A number of topics concerning definite automata and definite events have
[881 [13]been discussed by Perles, Rabin and Shamir1 and by BrazozowskiL
Events that characterize finite automata (or sequential machines) are 
so-called regular eventsa A few preliminary definitions are needed before 
we discuss the regularity of events,. By concatenation of two events S and 
T, written as S * T, we mean the set of all sequences formed by a member of S 
followed by a member of T0 Iterate of S and T, written as S*T, means the 
smallest set of all sequences of S, S « T, S ( S, T, S <> SoSoT,».., etc® If 
T is empty, then S*T, which can be written as S*, means the smallest set of 
sequences of 0 (empty set), S, S * S;, S e S » S , c„.etc® Finally, the union of 
S and T, written as S v T, means the set of all sequences consisting ofimembers 
of S and T0
Regular events are defined recursively as follows: (1) every event con­
sisting of finite set of sequences is regular, (2) the concatenation of two 
regular events is regular, (3) the iterate of a regular event on a regular 
event is regular, (4) the union of two regular events is regular, (5) no 
event is regular unless its being so follows from (1), (2), (3), ( 4 ) It is 
apparent that definite events are regular, but regular events are not necessarily 
definite in general,
If we denote symbols in sequences by alphabet {0,l], and let <p be the 
unit set of null sequences, i0e®, sequence of zero length, and let A be the 
empty set of sequences, regular events then can be described by a language 
called regular expressions® Regular expression is defined recursively as 
follows: (1) a string consisting of a single 0, a single 1, a single 4>.or a 
single A is a regular expression, (2) if P and Q are regular expressions, then 
so are P v Q, P <> Q and P*, (3) no other string of symbols is a regular 
expression unless its being so followed from (1) and (2)® Thus an event is 
regular if and only if it can be described by a regular expression® Here 
we give an example showing how regular expression specifies an input signal 
set. Suppose the word description for a one-input and one-output machine is 
given as: "The output is 1 if and only if the binary value: of input sequence
is equal to 2n+l (q > 1) since the last output 1 (disregarding the output at 
t=0)oM In regular expression language, this specification is equivalent to 
=[l(0)*l,]iwhich is the set consisting of sequences 11, 101, 1001, 10001, „ „ etc. 
A sample of this signal Set is:
Input” 1 0 1 1 0 0 1 1 1 1 0 0 ;
Output: 0 0 1 0 0 0 1 0 1 0 0 0
':t = 0 1 2 3 *4 5 6 7 8 9 10 11 -
Kleene indicates that any finite automaton can be characterized by a regular 
expression and every regular expression can be realized by such an automaton, 
and hence answers our question»
For machines having only one-input and one-output terminal, regular 
expression language appears to be an ideal way to specify machine's action»
The language is precise, allows no ambiguity, and moreover, can be written out 
in one line in contrast to flow tables and state diagrams» It is better re­
lated to word description of a sequential machine» In spite of these advantages 
up to now, the language is however not commonly adopted in design practice»
Two of the main reasons ares (1) lack of thorough understanding of the 
language» Some important problems are still unsolved, such as algorithms for 
determining equivalence <of regular expressions, i»e», whether they represent 
the same signal set; the search for the existence of ’’canonical forms” (minimal 
complexity) of regular expressions; and problems relating algebraic manipulations 
of regular expressionsf (2) as number of input and output terminals increases, 
the number of regular expressions needed to complete a specification of a machine 
also increases» The complexity of synthesis procedure increases accordingly»
Even for a machine of moderate size, say 8 input-output terminal pairs, the 
problem becomes so complicated that a designer would rather choose a flow 
table or state diagram approach»
3»2 W-Machine Program Method
Another way of characterizing a sequential machine is by means of a so- 
 ^ I" 671 [681called W-machine program» J The idea of a programmable machine is intro­
duced by H» Wang»^03  ^ Every W-machine is made up of an exterior mechanism 
and an internal program structure» The exterior of a W-machine consists of 
(1) an alphabet of two symbols 0 and 1, (2) a one-way tape, potentially in­
finite to the right, which is divided into squares» Each square is either 
marked (symbol 1) or erased (symbol 0), (3) a read-write head which is capable 
of marking or erasing a square; and (4) a control mechanism to carry out 
•instructions of the program structure» The internal program structure of
Il
W-machine is an ordered list of instructions, called the program of W-machine 
which is executable by the control mechanism. The types of instructions are 
(1) e; erase the square under scan (by the read*write head), (2) m; mark the 
square under scan, (3) +; move the read-write head one square to the right,
(4) move the read-write head one square to the left, (5) t(A); transfer to 
the instruction whose address is A if the scanned square is marked, otherwise 
transfer to next instruction in the program. C.Y. Lee1 J has shown that such 
a W-machine with S instructions is completely equivalent to a Turing machine 
with not more than S states and every Turing machine with n states is completely 
equivalent to a W-machirie with not more than 10n+l instructions. Here the term 
"completely equivalent" means what can be done with one can also be done with 
the other, no more and no less. For example, a 1-state Turing machine described 
by flow table:
•State Symbol0 1
q m,+,q e,-,q
is completely equivalent to a W-machine described by a program:
Addresses . Instructions
1 t (3)
2 m,+,t(3),m,t(2)
3 e,-,t(3),m,t(2)
If the instruction "-" is deleted from the program of a W-machine, we
3)Cobtain a W-machine. A W-machine is essentially a finite automaton which can
be characterized by input-output sequences. The input sequence of symbols of
such an automaton may be considered to be copied on the tape of W-machine, with
the initial input symbol on the leftmost square of the tape. The operation of 
*W-machine is such that it first scans the initial square, writes the output 
symbol (0 or 1) on the square being scanned, moves one square to the right; 
and then again scans the square under the read-write head, writes the output 
symbol, moves one square to the right, and so on to the next state. An output 
sequence is constituted with symbols in squares to the left of read-write 
head (Figure 3).
12
direction of motion of 
read-write head
Figure 3« A Read-Write Head and a Tape
In other words, the "next state” and next output symbol are determined by
the "present state” and present input symbol of the machine. Hence, any set
of input signal set that characterizes a finite automaton also characterizes
a W-machine and vice versa. Every finite automaton with states is completely 
$equivalent to a W-machine with not more than 10s+l instructions, and every 
*W-machine with b instructions differs from a finite automaton of not more than 
2b+l states by at most one unit of delay in the output. Like the situations 
encountered before in the discussion of regular expressions, the questions of 
equivalence of programs and that of. finding an algorithm to minimize the num­
ber of individual instructions in any program also appear unanswered.
It is understandable that the techniques of characterizing sequential
machines, by state diagrams or flow tables, by regular expressions (input-
31«output sequences), or by programs of W-machine, are closely related to one
another. These languages are readily translated from one form into 1: c!; 
rg4i Tsyi r731another. 9 9 In synthesis, preference of selecting one over others
depends on the type and size of machine and designer’s taste. In view of 
this, it seems even at present moment, we are still lacking a. &«ff:t/»tWw*iy :•/ 
general and convenient method that would yield an adequate description of 
sequential machine specifications. In closing, let us illustrate the mentioned 
methods of characterizing machines by an example. Suppose the state diagram 
of a Mealy's model is given as shown in Figure 4.
13
%
Figure 4„ A Two-State Mealy's Model
r 7 3 1 3|g . j|c
The state diagram can be transformed into a regular expression»1 j 1 0(01 0)*1 
(state "a" is assumed to be the initial state). Likewise^ it can be trans*::1 
formed into a flow table or a program as-shown"in Figure 5 and Figure 6 0
State 4 *
Symbol
0 ; 1___3L___________
a je,+,b e,+,a
b e,+,a
Figure 5C Flow Table of Machine of Figure 4
y
Figure 60 Program of Machine of Figure 4
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ANALYSIS AND SYNTHESIS
4.1 The Notion of Experiments
In problems of analysis apd synthesis of finite automata, we often 
vish to learn the answers to some questions about the nature of the machine.
In particular, topics concerning the initial and final states of a machine, 
the equivalence of states, the reduction of a machine to its reduced form 
and the equivalence of machines are of special practical and theoretical 
interest. Information about the condition of a machine can often be obtained 
by applying sequence(s) of inputs and observing the resulting outputs.L J 
We shall call such a sequence of inputs 1^ I2$ 0 0 0 fIj an experiment (of length 
J). Sometimes, an experiment (of length J ) is also called a tape (of length 
J) „ For an incomplete machine, its output and next State are not defined
for every input, we say that the machine has input restrictions, [8] Any
experiment, which starting with the machine in state qi, violates no input re­
striction of state q^ or any subsequent state, is called an acceptable experi­
ment for state q ^  The acceptable experiments for a machine are the
acceptable experiments for all n states of S. Clearly, any experiment is an 
acceptable experiment of a complete machine. Now we are ready to define 
some of the terms that were originated by E.F. Moore. A state qi of machine
S is said to be indistinguishable from state q. of machine T if and only ifJ
(1) every experiment acceptable for state q. is also acceptable for state q.«3and vice versa, and (2) every acceptable experiment performed on S starting 
in state q^ produces the same output sequences as it would starting in q.„ 
State q^ is also said to be equivalent or compatible to state q.. Similarly, 
a state q. of a machine S is distinguishable (non-compatible);:from a state qi ---------------  --------------  j
of a machine T if there exists an experiment of which the output sequence
starting with machine S in state qi differs from the output sequence starting
with machine T in state q^. S and T, of course, may be the same machine.
Furthermore, we said a machine S is distinguished if no two states in S are
indistinguishable. Two machines S and'.'T are said to be indistinguishable
(or equivalent) if and only if for each state qi of S, there exists at least
one equivalent state q . of T, and for each state q of T, there exists atJ h
least one equivalent state qg of S. Corresponding to each strongly connected
15
machine S, there is a machine T which has the following properties: (1) T is 
indistinguishable from S (2) T has a minimal number of states (3) no two 
states in T are equivalent, and (4) T is unique within permutations of re­
labeling of states, T is then called the reduced form of S»
The problem concerning length of experiments for determining the state 
is initiated by E 0F o Moore„ Although Moore dealt with input-independent
complete machines, the results sometimes are applicable to the whole class of
• U [76], [22]machines with minor changes» 3
Moore investigated the lengths of experiments to distinguish states of
sequential machine(s), and concluded that: (1) if S, . is an input indepen­dia;, p)
dent distinguished complete machine, then any two states of S can be distin­
guished by an experiment of length n-1, and this bound can not be lowered,
(2) if S, x and T, \ are input-independent complete machines and some (n,m,p) (n,m,p)
state q^ of S can be distinguished from state q^ of T9 then they can be distin­
guished by an experiment of length 2n-l, which is also the lowest bound
f 271 •possible. C.C. Elgot and J„D. Rutledge generalized Moore's result;
(2) for machines having different number of internal states» That is, if 
S has n states and T has n' states, they showed that the bound in (2) be­
comes n'+n-20 This bound, however, does not appear to be the best one as one 
can readily check by letting n'=nc
Another kind of experiment of interest is the one which determines
the (final) state of a machine upon receiving a sequence of inputs» This is
also sometimes called terminal state experiment or homing experiment»^^^
Moore has shown that for any input-independent machine S r N in which all
(n>m>p) n(n-l)n states are distinguishable, an experiment of length no more than — — -£
is sufficient to determine the state of S at the end of the experiment»
S. Ginsburg^1  ^ considered a more general case» He defined that any experi­
ment E, which is independent of the choice of an unknown state from a set A 
of admissible states of the machine as the initial state, to be a uniform 
experiment with respect to A» Then he estimated the leiigth of uniform ter-
1 2 2k-k‘minal state experiment to be — [n(k -k) + —  j __ —
states, and if k=n„ the length is at most n 
rather important for us to notice that Moore assumed l^i^lnachine initially 
was in an unknown initial state and the experiment performed was
] for any set A of> k < n
AX 'first, it seems
16
depending upon that particular state whereas Ginsburg considered experiments 
applied to a set of states» Consequently, we may raise the question: MIs it
necessarily true that bounds on lengths of experiments be lower than that of
uniform experiments?" To one’s surprise, the answer is NO» As was shown by
r g0 *1 4
T.N. Hibbard, the least upper bounds on the lengths of the two kindsooi experi
ments were proved to be equal»
Hibbard defined the terms minimal experiment and minimal uniform experi­
ment, If S i. i . is a machine and A. is .i subset ofJ;the set of states of S,----  (n,m,p) >
then an experiment E for A is meant an experiment applied to each state in-A.
An experiment E for A is said to be minimal for A if the length of E is not 
greater than the length of any other experiment for A. A uniform experiment 
U for A is said to be minimal if the length of U is not greater than the length 
of any other uniform experiment for A. Hibbard concluded that for each dis­
tinguished complete machine S, . and for each set A of k states of S,(n,m,p)
1 < k < n, if e(S,A) denotes the length^ot minimal terminal experiment for A 
and u(S,A) denotes the length of minimal uniform experiment for A, then
Maxje(S,A)|all S,a| = Max|u(S,A)|all S,a| = (2n-k) (k-1) (4-1)
This result indicates that when k=n, the bound ^  set up by Moore is in. «
fact the best possible for complete machines in general.
In the case where S(n m p) is inPut“indePendeirt> the bound is even
lower:
all S,a| = Max|u(S,A) |all S,,a }-'= (2n'k^ (k-1) (k-2) (4-2)
Another problem of interest for sequential machine designers is to find
the reduced form of a given machine. In the process of reducing the number of
states of a machine to its minimum, compatible states play a pre-eminent role
r g-j^  "1 r y01
of removing redundancies. * One of the necessary conditions for two states
q^ and q^ to be compatible requires an inspection of all experiments that are 
acceptable to both q^ and q^ .» This situation is indeed rather undesirable on
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account of the amount of labor involved, A possible way for improvement is 
to replace the phrase "inspection of all experiments" by "inspection of all 
experiments of length t < k" where k is a positive integer. We are, then, 
dealing with the problem of finding the smallest integer k.
Ginsburg [42] pointed out that for two machines S and T with n and m
states respectively, state in S is compatible with state q^. of T if for
each experiment E of length t < mn, which is acceptable to both q^ and q.,
the output sequences are identical, i.e.. \„(I ,q.) = X (I ,q.). for each
/ ’ S x' 1 T x^  j 7
Furthermore, this number mnE-I ,1 .1  ^ with 1 < x < t and t < mn,
can not be lowered. If S and T are the same machine, then mn is replaced by 
^  which is the same least upper bound on a state terminal experiment
for a complete machine.
In the case where S and T are input-independent, C.Y. Lee [67] pointed
out that the number t is upper bounded by mn-1 but can not be lowered below
f 271mn-min, (m,n)+l. C.C. Elgot and J.D. Rutledge1 J indicated that the number 
mn-min (n,m)+l is in fact the least upper bound. The result was further 
strengthened by S. G i n s b u r g w h o  assumed that the number of states n. of 
S is equal to or less than the number of states m of T, and proved the bound 
to be n(m-l)+l. A similar conclusion is also reached by M.O. Rabin and
D. Scott [89] They specified twd machines S and T to be equivalent if the set
of all tapes (experiments) accepted by S is equal to the set of all tapes 
accepted by T. An immediate result concerns the lengtfr.Qf ^ x^riBBsa3tra?i; i;. 
which distinguishes two machines. If S and T are two machines with n and m 
states, S is not equivalent to T if and only if there exists an experiment of 
length t < mn which is accepted by S but not by T or vise versa.
Ginsburg^50] also indicated that the bound n— ^  on the length of
experiments for two states q. and q. of S. . to be compatible can be im-i J C u, m, p )
proved further if S is input-independents that is, if S, . is input-V P )
independent, q^ and q^ in S are compatible if and only if for every experi­
ment E, which is acceptable by both q. and q., of length t < k; where
n^-2n - - ^j2 o n | ^k = — ——  + 1 if n is odd, and k = -- ----  + 1, if n is even; the output se­
quences are identical.
As to the actual procedures for constructing experiments, a thorough 
discussion is taken up by Gill in his book Introduction to the Theory of Finite
State Machines [39] These results concerning bounds on length of experiments
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may not yield instant application for machine simulation but the intrinsic 
concept of experiment performing certainly sets a guide to the analysis of 
properties of sequential machines. Some of the work still remains to be 
done in this area. Procedures for designing experiments to distinguish 
initial state or final state in a completely enumerational fashion and 
experiments to characterize and identify an unknown machine, and the posr- 
sibility of applying concepts in this area to diagnosis of machines all 
deserve full attention.
4.2 Decomposition of Machines
In view of the difficulties encountered in analysis and synthesis of 
. complex finite state sequential machines, many properties of the decomposition 
of machines have been i n v e s t i g a t e d . E 57],t108! If a machine can be de­
composed into a number of smaller units, each of which is made of a simpler . 
structure thah the whole, the procedure of design, testing, troubleshooting 
and replacement can be greatly simplified. Decompositions are generally 
classified into three types of construction: cascade, parallel, and loop- 
free.
[37]A machine M is called a cascaded finite-state machine if it is con­
structed by cascading a finite number of machines M,,M_...•.M in series.I7 2f 3 n ’
(Figure 7).
Outputs
Figure 7. Cascaded Finite-State Machine
Inputs of M are inputs of M , and outputs of M are that of M ' s» The inter-1 n
connections are such that outputs of M. are identified with inputs of Mi i+1*
for 1 < i < n-1. Several properties are apparent from this composition. If
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M ,M are machines with n ,n , ...,n states, respectively, then Ml n l 2 n '
is a machine with n. *•n_ . n_ . ... *n states. A machine with p states,1 c o  n 7
where p is a prime number, is therefore not decomposable into simpler units
unless some redundant states are added. If M is in reduced form, then every
unit NL must necessarily be in reduced form also. Moreover, if one of the
M.,-^  is not strongly connected, then M is not strongly connected. The decom-
f 371posibility of a machine into two stages in cascade is discussed by Gill1
and by Yoelii^^ Using connection matrix a^ s a tool of analysis, Gill first
defines a so-called n-m partition. The connection matrix [M] of a machine
M with n*m states is said to have a n-m partition if it can be partitioned 
2into n m: x m submatrices. Then the necessary condition for M to be decom­
posable into a m-state machine and an n-state machine in cascade is that an 
n-m partition must exist such that each row contains the same set of input
symbols. This condition, however, is also sufficient as was pointed out by
[3T1Hartmanis. Yoeli uses the notion of transition graph (the conventional
state diagram relative to a single input symbol) and properties of homo­
morphism between transition graphs to establish a necessary and sufficient 
condition for the decomposibility of M into two. A partition of state set 
of M is said to be admissible if it has the property that if any two states 
belong to the same class of partition, then their successors, relative to any 
input symbol, are again in the same, class. In addition, an admissible par­
tition is uniform if all classes contain the same number of states. A 
machine M then is said to be decomposible if and only if there exists a 
uniform admissible partition.
For a machine with m»n states, there exists mini possible partitions,
the test for decomposibility is usually a laborious task. As an example,
[37]let us consider a 6-state machine1 described by a connection matrix [M_]
6
as:
1 2 3 4 5 6
1 0 0 (0/1) 0 0 (1/1)
2 (0/1) 0 (1/1) 0 \ 0 0
3 (0/1) 0 (1/1) 0 0 0
4 (1/1) 0 (0/1) 0 0 . o
5 0 (1/0) 0 (0/0) 0 0
6 (1/1) (0/0) 0 o 0 0
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At first glance, whether [Mg] is decomposable is by no means obvious. After 
relabelling, [Mg] becomes [Mg] which is decomposable:
l’(=l)
1’ 2 ’ 3 ' 1 4 ’ 5 ’ 6 *
0 (1/1) 0 1 (0/1) 0 0
2 ’(=6) (1/1) 0 0 1 0 0 (0/0)
[Mg] = 3 ’(=4) (0/1) 0 0 1 (0/1) 0 0
4'(=3) (0/1) 0 0 * (1/1) 0 0
5 ’(=5) 0 0 (0/0) 0 0 (1/0)
6 ’(=2) (0/1) 0 0 (1/1) 0 0
Figure 8. Transition Graphs of M ’
6
The partition states of Mg into classes [4*,5*,6 ’} is clearly both admissible 
and uniform.
The decomposition Of a sequential machine into several simpler ones
[52]operating in parallel was discussed by Hartmanis. Each', of the simpler
machines operate on differently reduced information and the combination of these 
individual operations yields the desired results, (Figure 9). The decompo­
sition of a complex operation into simpler operations carried out in parallel 
is also connected with the notion of partition. A partition IT on the set
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Inputs
Figure 9. A Parallel Operating Machine
S is defined as a collection of disjoint subsets {S^} of S such that their union 
is S. Symbol 0 denotes the smallest partition on S in which each subset contains 
exactly a single elemento Symbol I denotes the largest partition on S where 
thè only subset is the set S itself * Suppose an operation * is defined on the 
set S that a*b is closed for any a, b C S; we say a partition n  has the sub­
stitution property with respect to operation * if A,B,C are disjoint subsets of 
S and a £ A, b £ B, a*b=c £ C implies any other element a ’ £ A, b' € B, then 
a'*b' is also in C«, The direct product of machine (with input set I ,
state set S ) and machine M (with input set I , state set S ) is the machine
M with input set equal to the cartesian product I x I and set of states1
Sn x So„ Moreover, for given two partitions riv‘ and n o on S, the partition 
J- ¿t 1 ^ ' 1
n • n means the set of all intersecting subsets due to n and n Two sets1 £à 1 6
U and V are chain connected if there exists a sequence of sets U=X1,X0,„ *,
X =V such that the intersection of X. and X. , is not empty for 1 < i < n-1.n l l+l . — —
If A is a subset of partition of n } by partition n we mean the collection
J. ................ J,
of subsets each of which contains A is the set union of all subsets of and 
n 2 which are chain connected to A e For example, if II^={x;y; zw},!^ = £xj|^z^ then
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ft * ftQ = {x;y;z} and n +H = {xy;z.w} . The necessary and sufficient con- 
dition for a machine M to be decomposable into two machines M and M whoseJ. Ct % ■
direct product is isomorphic to M is then .the existence of two nontrivial 
*permutable partitions II and II with substitution properties for M such
1 4  r c 4 "I
that: + 11^  = i and II • 11^  = o. In another paperL , Hartmanis indicates
that every loop-free realization of a sequential machine from n smaller 
machines corresponds to a set of n partitions the suh"
stitution property whose product is the zero partition 0; ivev II—0. By
loop-free we mean that in a set of interconnected.machines, no subset con­
sisting of two or more machines forms a loop. Conversely, every such set of 
n partitions corresponds to a realization of the given machine from n smaller 
machines. '
The significance of these results are shadowed by the fact that the 
authors use a state diagram as their starting point; nevertheless the concepts 
of decomposition may serve as stepping stones toward our ultimate goal of 
synthesis of sequential machines by means of interconnecting machines of less 
complexity and smaller sizes.' Many problems remain unsolved, some even have 
not been formulated. The test of decomposability of course deserves improve­
ment. An algorithmic procedure for the actual decomposition operation which 
is programmable on digital computers is also an immediate need. Problems of 
interconnecting machines to form various configurations, such as series- 
parallel, loop with feedback (Figures 10,11) and the timing problem among each 
unit.’s inputs and outputs and their related properties likewise require; 
investigation..
Figure 10. An Example of Series-Parallel Interconnection of Machines
n x and II2 are permutable if any two blocks of A of and B of H 2 which are con­
tained in the sameiblock cf^ n^ +IIg have a nonempty intersection.
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Figure 11. An Example of Interconnection of Machines with Loop Feedback
4.3 On Machine Synthesis Techniques
Almost in every field of engineering science the task of design appears 
to be the most difficult one. A good engineering design often depends upon 
a careful application of formal procedures together with the ingenuity and 
experience of design engineers. This is of course no exception in the case 
of sequential machine synthesis. While a formal and compact procedure is still 
lacking, the present art of design relies heavily on the intuition and cleyer*»- 
ness of the designer. •'
As pointed out previously, the first stumbling block encountered in
sequential machine synthesis is the lack of a precise, formal and useful
mathematical language to describe machine’s desired function.. Huffman’s flow- r 6i I .•table method, Moore-Mealy’s state diagram approach or the use of regular
expressions prove to be powerful tools for small scale machines. With the 
design goal being emphasized on achieving reduced form machines, numerous prob­
lems on state-reduction^44-^ and state-assignment^-53^  ^ 101  ^ have been investi- 
gated. Aizeman, Gusev, RozonOer, Smirnova and TalL J studied the reduction 
problem from a viewpoint of imposing restrictions on inputs. The most general 
case same as in Huffman’s procedure in which no input restrictions are
assumed, .d.e., all input sequences are permitted. If, however, a machine is 
only allotted to accept tapes in which successive repetitions of any input sym­
bol do not occur in the input*sequences, the number of states needed can be 
reduced relative to that when these input restrictions are removed. The 
machine is considered to consist of a "fast" automaton F which operates over 
fast cycles between input changes and an output converter, (Figure 12). If
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we further restrict the successive inputs to the machine to be ordered pairs 
of the input alphabet
t 1
T o 1 i
T  0  .
| F -5 ^ 1
I 0— I-- Output iiConverter!
1 I
i
1
»
1
1
1
l
l
1
l
Figure 12. A Machine Consisting of a Fast Automaton and an Output Converter
where I repeats the values of the I with a lag ofTr(T is the period of F), 
then the minimum number of states required is equal to the largest of a , where 
a± is the number of distinct states into which each I^ transforms the 
automaton.
Generally speaking, the purpose of state-reduction is to remove redun­
dant states in a primitive flow table or a state diagram. The well-known 
Huffman’s state-merging technique is applicable only to complete machines.
For machines that are not completely specified, the reduction problem is -an 
exceedingly difficult one. At the present time no .automatic procedure which 
generates the desired results without any enumeration is available. Ar gy "Ipartially enumerative procedure is given by Pauli and Unger. J Although the 
procedure depends on the.complexity of particular examples, it seems to be 
able to handle problems of moderate size. A more powerful technique has been 
developed by Ginsburg. ,L Part of his process is automatic and part of 
it depends on enumerating. The main disadvantage of Ginsburg’s approach is 
that it is too "lengthy” to be useful to attack any practical problems since 
it is not programmable on a computer. Notion of state-reduction also bears a 
close relationship with the structure of a sequential machine. Sometimes the 
simplest realizations of a sequential machine can be destroyed by state re- 
duction. J The necessary information flowneeded for realization of a: machine
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from smaller units may be disrupted by merging states,, Hence a careful 
analysis bn the structure of the machine should be made before we apply any 
reduction procedure.
By state-assignment we mean the assignment of codes to the internal 
states of sequential machine so as to obtain aneeconomical logical realization. 
A practical and useful algorithm of state-assignment, which is applicable to
r 51both complete and incomplete machines, is described by Armstrong. Although 
in some cases Armstrong’s procedure will not attain truly economic realizations 
which are known to exist, it, however, has the .superiority of being able to 
handle large problems, say machines with 100 states and 30 input symbols, with 
the aid of a digital computer. A somewhat different approach is taken by'- 
Hartmanis^3  ^ and Stearns. Their approach stresses upon the concept of
assigxments with reduced dependencies, i.e., each internal state variable at 
any time t depends only on a small subset of these variables at previous moh 
ment t-1 and on the input variables. The?procedure may not always produce the 
most economical realization but the notions of substitution^ property; and
partition 'pairs, as defined in their papers, certainly play an important role 
in machine decompositions.
[45]Apart from the flotf-table method, there is Gingburg’s technique by 
which a machine is synthesized from a set of finite input-output sequences.
If input and output symbols are denoted by I and Z, respectively, then the
Set £  - •••,!£ S is finiter is called a finitek(i); Zlieoo,Zk(i); 1 - 1 - S’ 
set of input-output sequences where superscripts denote the sequence number
and subscripts denote the individual terms of the i sequence. The procedure 
begins with finding a lower bound n on the number of states of a machine which 
can have the response required by certain input-output sequences. Then con­
sider all such machines with n states. If none accepts all sequences in ^  j 
then consider all machines with n+1 states, and then, if necessary, machines 
with n+2 states, ..., etc. Once such a machine is found, we are assured to 
have obtained a minimal machine. The result is profound but the amount of 
work that one has to do in carrying out this procedure is also tremendous if 
not impossible in a finite time.
The synthesis technique of sequential machines from regular-expression
• [ 73 ]languages was first described by McNaughton and Yamada. J Algorithms are
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given for finding a state diagram corresponding to a regular expression andf g 1
vice versa. A similar approach was discussed by Lee. J Lee shows that if 
the descriptions of flow-table (or its equivalent state diagram) for the 
machine realizing the regular expressions n and 8 are known, then the flow- 
tables corresponding to the regular expressions a v 8, a ° 6 and a can be 
constructed. Ultimately, the flow-tables of any regular expressions which 
are formed by applying operations "v", and n*!' a finite number of times
on a and 8 can also be constructed. Ott and Feinstein,L however, considered 
the problem from a somewhat different view point. They use the notion of so- 
called improper state diagram (ISD), which is simply the usual state diagram 
of a nondeterministic machine,- J i.e., a machine that can be in any finite 
number of states simultaneously. They indicate that the occurrence of an 
event of any regular expressions can always be realized by a nondeterministic 
machine whose behavior is described by an improper state diagram; and for any 
improper state diagram, there exists an equivalent Mealy-type state diagram. 
Their construction method thus assures a realization for any given regular 
expression. The above mentioned results concerning synthesis techniques 
are, at this moment, only seen applications to small machines. For machines 
of reasonable size, say 20 feedback loops, the procedures become too compli­
cated to handle.
I
a
tYt.’iJk
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5. CONCLUSION
A brief study of the application of concepts of automata theory to 
analysis and synthesis of sequential machines has been made. The investigation 
was taken from an engineer's viewpoint and was by no means complete. After 
defining models of sequential machines, two ways of characterizing a machine, 
namely, the input-output signal set (or regular expression) method and the 
computer program method, were indicated. The discussion on analysis of 
machines was concentrated on experiment-performing, a way to examine a machine's 
structure by merely applying inputs and observing outputs; and machine decom­
positions. Lastly, some of the results and difficulties related to state- 
reduction and state-assignment in machine synthesis procedures were mentioned.
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